JPS6367371B2 - - Google Patents

Info

Publication number
JPS6367371B2
JPS6367371B2 JP54116808A JP11680879A JPS6367371B2 JP S6367371 B2 JPS6367371 B2 JP S6367371B2 JP 54116808 A JP54116808 A JP 54116808A JP 11680879 A JP11680879 A JP 11680879A JP S6367371 B2 JPS6367371 B2 JP S6367371B2
Authority
JP
Japan
Prior art keywords
cmos inverter
signal
value
channel transistor
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54116808A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5541093A (en
Inventor
Goringaa Borufugangu
Guroose Yooahimu
Uurenhofu Arunorudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Micronas GmbH
Original Assignee
Deutsche ITT Industries GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Deutsche ITT Industries GmbH filed Critical Deutsche ITT Industries GmbH
Publication of JPS5541093A publication Critical patent/JPS5541093A/ja
Publication of JPS6367371B2 publication Critical patent/JPS6367371B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/20—Repeater circuits; Relay circuits
    • H04L25/22—Repeaters for converting two wires to four wires; Repeaters for converting single current to double current
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/16—Conversion to or from representation by pulses the pulses having three levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
JP11680879A 1978-09-14 1979-09-13 Cmos circuit for conveting ternary signal to binary signal Granted JPS5541093A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2840006A DE2840006C2 (de) 1978-09-14 1978-09-14 CMOS-Schaltung zur Umwandlung eines Ternärsignals in zwei Binärsignale und Verwendung dieser CMOS-Schaltung

Publications (2)

Publication Number Publication Date
JPS5541093A JPS5541093A (en) 1980-03-22
JPS6367371B2 true JPS6367371B2 (en]) 1988-12-26

Family

ID=6049439

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11680879A Granted JPS5541093A (en) 1978-09-14 1979-09-13 Cmos circuit for conveting ternary signal to binary signal

Country Status (6)

Country Link
US (1) US4302690A (en])
JP (1) JPS5541093A (en])
DE (1) DE2840006C2 (en])
FR (1) FR2436532A1 (en])
GB (1) GB2031694B (en])
IT (1) IT1193220B (en])

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5757032A (en) * 1981-08-04 1982-04-06 Toshiba Corp Semiconductor integrated circuit
US4449065A (en) * 1981-10-02 1984-05-15 Fairchild Camera & Instrument Corp. Tri-level input buffer
US4518875A (en) * 1982-06-04 1985-05-21 Aytac Haluk M Three-level MOS logic circuit
WO1983004353A1 (en) * 1982-06-04 1983-12-08 Aytac Haluk M Three level mos logic circuit
US4453094A (en) * 1982-06-30 1984-06-05 General Electric Company Threshold amplifier for IC fabrication using CMOS technology
WO1984000453A1 (en) * 1982-07-06 1984-02-02 Motorola Inc A voltage detecting and translating circuit
US4543498A (en) * 1982-09-16 1985-09-24 Honeywell Inc. Process insensitive CMOS window detector
JPS60121821A (ja) * 1983-12-06 1985-06-29 Matsushita Electric Ind Co Ltd 相補型ｍｏｓトランジスタ回路及び相補型ｍｏｓトランジスタ回路を用いた３値入力装置
JPS60153223A (ja) * 1984-01-20 1985-08-12 Ricoh Co Ltd 入力バツフア回路
NL8402986A (nl) * 1984-10-01 1986-05-01 Philips Nv D-flipflop met enkelvoudige overdrachtspoorten.
US4631428A (en) * 1984-10-26 1986-12-23 International Business Machines Corporation Communication interface connecting binary logic unit through a trinary logic transmission channel
US4682047A (en) * 1985-08-29 1987-07-21 Siemens Aktiengesellschaft Complementary metal-oxide-semiconductor input circuit
DE3616818A1 (de) * 1986-05-17 1987-11-19 Philips Patentverwaltung Schaltung zum umsetzen von drei-zustands-signalen in binaere signale
US5239208A (en) * 1988-09-05 1993-08-24 Matsushita Electric Industrial Co., Ltd. Constant current circuit employing transistors having specific gate dimensions
US4990796A (en) * 1989-05-03 1991-02-05 Olson Edgar D Tristable multivibrator
US5045728A (en) * 1989-05-17 1991-09-03 Ncr Corporation Trinary to binary level conversion circuit
SE9002559D0 (sv) * 1990-08-02 1990-08-02 Carlstedt Elektronik Ab Kommunikationslaenk
JPH04362759A (ja) * 1991-06-10 1992-12-15 Sharp Corp 中央処理装置
US5598110A (en) * 1994-11-01 1997-01-28 Acer Incorporated Detector circuit for use with tri-state logic devices
US5675774A (en) * 1995-05-24 1997-10-07 International Business Machines Corporation Circuit element on a single ended interconnection for generating a logical output finish/clock signal when detecting a state change to logical "1 or 0".
GB2306066B (en) * 1995-10-02 2000-02-16 Northern Telecom Ltd Method of processing multi-level signals for simple clock recovery
US5825825A (en) * 1996-09-17 1998-10-20 Northern Telecom Limited Method of processing multi-level signals for simple clock recovery
US5731719A (en) * 1995-11-07 1998-03-24 Cypress Semiconductor Corporation Phase detector for a ternary signal
US6133754A (en) * 1998-05-29 2000-10-17 Edo, Llc Multiple-valued logic circuit architecture; supplementary symmetrical logic circuit structure (SUS-LOC)
JP4663449B2 (ja) * 2005-08-26 2011-04-06 新日本無線株式会社 ３値／２値変換回路
US8330492B2 (en) 2006-06-02 2012-12-11 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and electronic device
JP4199789B2 (ja) * 2006-08-29 2008-12-17 エルピーダメモリ株式会社 半導体装置の出力回路調整方法
CN102916687B (zh) * 2012-09-27 2015-07-08 浙江工商大学 基于cmos工艺的三值时钟发生器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3969633A (en) * 1975-01-08 1976-07-13 Mostek Corporation Self-biased trinary input circuit for MOSFET integrated circuit
JPS5299031A (en) * 1976-02-16 1977-08-19 Hitachi Ltd Three value input detecting circuit

Also Published As

Publication number Publication date
DE2840006B1 (de) 1980-02-14
GB2031694A (en) 1980-04-23
IT1193220B (it) 1988-06-15
FR2436532A1 (fr) 1980-04-11
US4302690A (en) 1981-11-24
IT7925633A0 (it) 1979-09-12
JPS5541093A (en) 1980-03-22
GB2031694B (en) 1982-10-20
DE2840006C2 (de) 1980-10-02
FR2436532B1 (en]) 1983-12-30

Similar Documents

Publication Publication Date Title
JPS6367371B2 (en])
JPH02226589A (ja) 半導体記憶装置
JPS6310612B2 (en])
JPH0795013A (ja) エッジトリガ型フリップフロップ
US4063114A (en) Dynamic divider circuit
JPH05196659A (ja) チョッパ型比較器
US5010258A (en) Programable logic array using one control clock signal
JP2000244322A (ja) 半導体集積回路装置
JPS5899033A (ja) 集積回路装置
JPH079457Y2 (ja) ブレーク・ビフォア・メーク制御回路
JP2527199Y2 (ja) Ｉｃのテストモード設定回路
JPH0456412A (ja) Ｍｏｓ型論理回路
JPS6216299A (ja) シフトレジスタ
JPH01109816A (ja) 相補型半導体集積回路装置
JP2861009B2 (ja) 発振回路
JPH1022804A (ja) 波形整形回路、及びその波形整形回路を有するサンプルホールド回路
JPS6126324A (ja) スイツチドキヤパシタ回路
KR19990079719A (ko) 캐패시턴스를 조정하는 딜레이 회로
JPH0537380A (ja) 電流セル回路
JPWO2022219720A5 (en])
JPH02200006A (ja) 半導体集積回路の遅延回路
JP2533946B2 (ja) 集積回路
JPS6182530A (ja) Ｃｍｏｓ回路
JPS5859626A (ja) トランスフア−ゲ−ト回路
JPS6072319A (ja) 集積回路